Approved for use through 03/31/2009. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Applicant Initiated Interview Request Form									
Application No.:         10/880,929         First Named Applicant:         Hideo Nagal           Examiner:         Rao, Shrinivas H.         Art Unit:         2814         Status of Application:         Final OA									
Tentative Participants: (1) Shrinivas (Steven) H. Rao (2) Edward Lin									
(3)									
Proposed Date of Interview: 6/25 or 6/26, 2009 Proposed Time: Earliest convenience (AM/PM)									
Type of Interview Requested: (1) [×] Telephonic (2) [ ] Personal (3) [ ] Video Conference									
Exhibit To Be Shown or Demonstrated: [ ] YES [×] NO If yes, provide brief description:									
Issues To Be Discussed									
Issues (Rej., Obj., etc.)	Claims / Fig. #s	Prior Art		Discussed		Agreed		Not Agreed	
(1) Rej.	1, 27	Durocher		[ ]	1	1	[	1	
(2)				[ ]	ſ	1	1	1	
(3)				[ ]	[	1	1	1	
(4)				[ ]	ι	1	I	1	
[ ] Continuation Sheet Attached									
Brief Description of Arguments to be Presented: Please see attached DRAFT response.									
An interview was conducted on the above-identified application on									
NOTE: This form should be completed by applicant and submitted to the examiner in advance of the interview (see MPEP § 713.01).									
This application will not be delayed from issue because of applicant's failure to submit a written record of this interview. Therefore, applicant is advised to file a statement of the substance of this interview (37 CFR 1.133(b))									
as soon as possible									
Applicant / Applicant	Examiner / SPE Signature								
Edward Y. Lin									
Typed/Printed Name of Applicant or Representative									
58,567  Registration Number, if applicable									
Registration Number, it applicable  This collection of information is required by 27 CER 1.133. The information is required to obtain or retain a benefit by the public which is to file (and by the USET).									

This collection of information is required by 37 CFR. 1113. The information is required to obtain or retain a beaufity by the public which is to file day the USPTO to proceas) an application. Confederability is general by 31 US. E. 122 and 37 CFR. 113 and 11.4. This collection is estimated to the 21 minutes to complete day to USPTO. This will vary depending upon the individual case. Any comments on the amount of time your requires to complete this form and/or suggestion for reducing this barden, should be sent to the Clarif Information Officer, US. Patent and Transmik Office, US. Department of Commerce, P.O. Box 1490, Alexandria, VA 2213-1459, DO NOTS EXID FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 2233-1459.

## RESPONSE UNDER 37 CFR SECTION 1.116 EXPEDITED PROCEDURE - GROUP 2814

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Hideo Nagai

Serial No.: 10/580,929

Filed: May 30, 2006

For: SEMICONDUCTOR LIGHT EMITTING

DEVICE, LIGHTING MODULE, LIGHTING APPARATUS, DISPLAY ELEMENT, AND MANUFACTURING METHOD FOR SEMICONDUCTOR

LIGHT EMITTING DEVICE

Examiner: Rao, Shrinivas H.

Art Unit: 2814

Confirmation No. 9240

DRAFT

June 24, 2009

Costa Mesa, California 92626

# RULE 116 RESPONSE TO OFFICE ACTION

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sirs:

In response to the Final Office Action dated April 28, 2009, please consider the following.

1

10211043 I

#### IN THE CLAIMS:

 (Previously Presented) A semiconductor light emitting device comprising: a substrate;

a semiconductor multilayer structure formed on one of a plurality of main surfaces of the substrate, the semiconductor multilayer structure including a light emitting layer;

a first electrode and a second electrode formed on the semiconductor multilayer structure, power being supplied to the semiconductor multilayer structure through the first electrode and the second electrode causing the light emitting layer to emit light; and

a phosphor film covering at least a main surface of the semiconductor multilayer structure which faces away from the substrate, wherein

the semiconductor multilayer structure is divided into a plurality of portions by a division groove, and each of the plurality of portions is an independent light emitting element,

each of a plurality of light emitting elements have a diode structure, and includes an anode electrode and a cathode electrode, and an insulating film is formed on a side surface of each of the plurality of light emitting elements,

the plurality of light emitting elements are connected in series such that a cathode electrode of a light emitting element is connected to an anode electrode of a different light emitting element using a wire formed by a thin metal film formed on the insulating film, and one of an anode electrode of one of the plurality of light emitting elements at a higher potential end of an array of the plurality of light emitting elements is the first electrode, and one of a cathode electrode of one of the plurality of light emitting elements at a lower potential end of the array of the plurality of light emitting elements is the second electrode.

 (Previously Presented) The semiconductor light emitting device of Claim 1, wherein

the semiconductor multilayer structure includes a light reflective layer between the light emitting layer and the one of the plurality of main surface of the substrate.

 (Currently Amended) The semiconductor light emitting device of Claim 1, wherein

[[the]] the division groove is deep enough to reach the substrate.

4. (Previously Presented) The semiconductor light emitting device of Claim 1 further comprising:

a first terminal and a second terminal formed on another one of the plurality of main surfaces of the substrate;

a first conductive member electrically connecting the first electrode to the first terminal; and

a second conductive member electrically connecting the second electrode to the second terminal.

5. (Previously Presented) The semiconductor light emitting device of Claim 4, wherein

3

at least a part of each of the first conductive member and the second conductive

10211043 1

member is a plated-through hole provided in the substrate.

 (Previously Presented) The semiconductor light emitting device of Claim 5, wherein

each of the plated-through holes is located at a different corner of the substrate.

 (Previously Presented) The semiconductor light emitting device of Claim 6, wherein

the plurality of light emitting elements are formed on locations aside from locations of the plated-through holes.

# 8-13. (Cancelled)

 (Previously Presented) The semiconductor light emitting device of Claim 4, wherein

at least part of each of the first conductive member and the second conductive member is a conductive film formed on a side surface of the substrate.

 (Previously Presented) The semiconductor light emitting device of Claim 1, wherein

the substrate is highly resistant.

 (Previously Presented) The semiconductor light emitting device of Claim 1, wherein

the semiconductor multilayer structure has a structure of epitaxial growth on the substrate.

 (Previously Presented) The semiconductor light emitting device of Claim 1, wherein

the semiconductor multilayer structure is a semiconductor multilayer structure that has been epitaxially grown on a single-crystal substrate different from the substrate and transferred to the substrate.

- 18. (Previously Presented)

  The semiconductor light emitting device of Claim 1 wherein the anode electrode for each of the plurality of light emitting elements includes a transparent electrode.
- (Previously Presented) The semiconductor light emitting device of Claim 2
   wherein the light reflective layer is a distributed Bragg reflector layer.
- 20. (Previously Presented) A lighting module comprising: a mounting substrate; and a semiconductor light emitting device defined in Claim 1 mounted on the mounting substrate.

5

21. (Previously Presented) The lighting module of Claim 20, wherein the mounting substrate has a depression which includes a reflective film on a wall thereof, and

the semiconductor light emitting device is mounted on a bottom of the depression.

- (Previously Presented) A lighting apparatus including a lighting module defined in Claim 20 as a light source.
- (Previously Presented) A display element including a semiconductor light emitting device defined in Claim 1 as a light source.
- 24. (Previously Presented) A manufacturing method for a semiconductor light emitting device, comprising the steps of:

forming a semiconductor multilayer structure including a light emitting layer on one of a plurality of main surfaces of a substrate;

dividing the semiconductor multilayer structure into a plurality of portions each of which corresponds to a semiconductor light emitting device;

forming a phosphor film on and around each of the plurality of portions of the semiconductor multilayer structure; and

dividing the substrate for each of the plurality of portions of the semiconductor multilayer structure.

25. (Previously Presented) The method of Claim 24 further comprising the step of:

10211043,1

varying a percentage of phosphor in the phosphor film to vary a color temperature of a white light emitted by the semiconductor light emitting device.

- 26. (Previously Presented) The method of Claim 24 further comprising the step of: varying a thickness of the phosphor film to vary a color temperature of a white light emitted by the semiconductor light emitting device.
- (New) An array of a plurality of light emitting elements formed on a substrate, wherein

the light emitting elements are covered with a phosphor layer,

a first light emitting element included in the light emitting elements is formed by laminating a first conductive layer to which a first electrode is connected, a light emitting layer, and a second conductive layer to which a second electrode is connected, on the substrate in this order.

a second light emitting element included in the light emitting elements is formed by laminating a first conductive layer to which a first electrode is connected, a light emitting layer, and a second conductive layer to which a second electrode is connected, on the substrate in this order, the second light emitting element being adjacent to the first light emitting element,

the first electrode included in the first light emitting element is electrically connected to the second electrode included in the second light emitting element by a metal film, and the first and the second light emitting elements are separated from each other by a

10211043.1

groove.

#### REMARKS

In the present invention, the lighting elements are connected to each other in series using a wire that is formed by a thin metal film.

However, the lighting elements 59 of *Durocher* are not electrically connected to each other in series, as shown in FIG. 9 of *Durocher*. Each of the light emitting elements 549 emits light via power supplied by a feed through electrode 37 and conductive interconnect patterns 47 and 49, which are provided for each of the light emitting elements 59. Thus, the light emitting elements 59 are not connected in series, since nothing electrically connects adjacent conductive interconnect patterns 47.

Furthermore, the light emitting elements (LED chips) 1 in FIG. 1 of *Durocher* are not electrically connected to each other in series. Each of the LED chips 1 emit light via power supplied by a cathode lead 3 and an anode lead 5, which are provided for each of the LED chips 1. In FIG. 1, tapered interior sidewalls 15 bridged between each adjacent cathode lead 3 and anode lead 5 reflects light emitted from the LED chip 1. (¶ 0004) LED Chip 1 is not electrically conductive and does not electrically connect each of the LED chips 1 to each other serially. If the tapered interior side wall 15 is electrically conductive, it is only necessary to provide a cathode lead 3 for an LED chip at one end of the array and an anode lead 5 for an LED chip at the other end of the array. However, as shown in FIG. 1, a pair of a cathode lead 3 and an anode lead 5 is provide for each of the LED chips.

In FIG. 1, power is supplied to the LED chip through lead wire 7, which is not formed by a thin metal film.

Patent 50478-2200

In addition, in the present invention, a phosphor film covers a semiconductor multilayer structure, and thus covers all the light emitting elements.

However, in *Durocher*, the phosphor film 65 is separately provided for each of the light emitting elements 59.

It is now believed the present application is in condition for allowance and an early notification of the same is requested.

If there are any questions with regards to this matter the undersigned attorney can be contacted at the below listed telephone number.

9

Very truly yours,

SNELL & WILMER L.L.P.

# DRAFT

Edward Y. Lin Registration No. 58,567 600 Anton Boulevard, Suite 1400 Costa Mesa, CA 92626 Telephone: (714) 427-7508

Facsimile: (714) 427-7799